505 lines
21 KiB
505 lines
21 KiB
/***********************************************************************************
|
|
* SEGGER Microcontroller GmbH *
|
|
* The Embedded Experts *
|
|
***********************************************************************************
|
|
* *
|
|
* (c) 2014 - 2018 SEGGER Microcontroller GmbH *
|
|
* *
|
|
* www.segger.com Support: support@segger.com *
|
|
* *
|
|
***********************************************************************************
|
|
* *
|
|
* All rights reserved. *
|
|
* *
|
|
* Redistribution and use in source and binary forms, with or *
|
|
* without modification, are permitted provided that the following *
|
|
* conditions are met: *
|
|
* *
|
|
* - Redistributions of source code must retain the above copyright *
|
|
* notice, this list of conditions and the following disclaimer. *
|
|
* *
|
|
* - Neither the name of SEGGER Microcontroller GmbH *
|
|
* nor the names of its contributors may be used to endorse or *
|
|
* promote products derived from this software without specific *
|
|
* prior written permission. *
|
|
* *
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND *
|
|
* CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, *
|
|
* INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF *
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE *
|
|
* DISCLAIMED. *
|
|
* IN NO EVENT SHALL SEGGER Microcontroller GmbH BE LIABLE FOR *
|
|
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR *
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT *
|
|
* OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; *
|
|
* OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF *
|
|
* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT *
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE *
|
|
* USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH *
|
|
* DAMAGE. *
|
|
* *
|
|
***********************************************************************************/
|
|
|
|
/************************************************************************************
|
|
* Preprocessor Definitions *
|
|
* ------------------------ *
|
|
* VECTORS_IN_RAM *
|
|
* *
|
|
* If defined, an area of RAM will large enough to store the vector table *
|
|
* will be reserved. *
|
|
* *
|
|
************************************************************************************/
|
|
|
|
.syntax unified
|
|
.code 16
|
|
|
|
.section .init, "ax"
|
|
.align 0
|
|
|
|
/************************************************************************************
|
|
* Default Exception Handlers *
|
|
************************************************************************************/
|
|
|
|
|
|
.thumb_func
|
|
.weak NMI_Handler
|
|
NMI_Handler:
|
|
b .
|
|
|
|
.thumb_func
|
|
.weak HardFault_Handler
|
|
HardFault_Handler:
|
|
b .
|
|
|
|
.thumb_func
|
|
.weak MemoryManagement_Handler
|
|
MemoryManagement_Handler:
|
|
b .
|
|
|
|
.thumb_func
|
|
.weak BusFault_Handler
|
|
BusFault_Handler:
|
|
b .
|
|
|
|
.thumb_func
|
|
.weak UsageFault_Handler
|
|
UsageFault_Handler:
|
|
b .
|
|
|
|
.thumb_func
|
|
.weak SecureFault_Handler
|
|
SecureFault_Handler:
|
|
b .
|
|
|
|
.thumb_func
|
|
.weak SVC_Handler
|
|
SVC_Handler:
|
|
b .
|
|
|
|
.thumb_func
|
|
.weak DebugMon_Handler
|
|
DebugMon_Handler:
|
|
b .
|
|
|
|
.thumb_func
|
|
.weak PendSV_Handler
|
|
PendSV_Handler:
|
|
b .
|
|
|
|
.thumb_func
|
|
.weak SysTick_Handler
|
|
SysTick_Handler:
|
|
b .
|
|
|
|
.thumb_func
|
|
.weak Dummy_Handler
|
|
Dummy_Handler:
|
|
b .
|
|
|
|
/************************************************************************************
|
|
* Default Interrupt Handlers *
|
|
************************************************************************************/
|
|
|
|
.weak SPU_IRQHandler
|
|
.thumb_set SPU_IRQHandler, Dummy_Handler
|
|
|
|
.weak CLOCK_POWER_IRQHandler
|
|
.thumb_set CLOCK_POWER_IRQHandler, Dummy_Handler
|
|
|
|
.weak UARTE0_SPIM0_SPIS0_TWIM0_TWIS0_IRQHandler
|
|
.thumb_set UARTE0_SPIM0_SPIS0_TWIM0_TWIS0_IRQHandler, Dummy_Handler
|
|
|
|
.weak UARTE1_SPIM1_SPIS1_TWIM1_TWIS1_IRQHandler
|
|
.thumb_set UARTE1_SPIM1_SPIS1_TWIM1_TWIS1_IRQHandler, Dummy_Handler
|
|
|
|
.weak UARTE2_SPIM2_SPIS2_TWIM2_TWIS2_IRQHandler
|
|
.thumb_set UARTE2_SPIM2_SPIS2_TWIM2_TWIS2_IRQHandler, Dummy_Handler
|
|
|
|
.weak UARTE3_SPIM3_SPIS3_TWIM3_TWIS3_IRQHandler
|
|
.thumb_set UARTE3_SPIM3_SPIS3_TWIM3_TWIS3_IRQHandler, Dummy_Handler
|
|
|
|
.weak GPIOTE0_IRQHandler
|
|
.thumb_set GPIOTE0_IRQHandler, Dummy_Handler
|
|
|
|
.weak SAADC_IRQHandler
|
|
.thumb_set SAADC_IRQHandler, Dummy_Handler
|
|
|
|
.weak TIMER0_IRQHandler
|
|
.thumb_set TIMER0_IRQHandler, Dummy_Handler
|
|
|
|
.weak TIMER1_IRQHandler
|
|
.thumb_set TIMER1_IRQHandler, Dummy_Handler
|
|
|
|
.weak TIMER2_IRQHandler
|
|
.thumb_set TIMER2_IRQHandler, Dummy_Handler
|
|
|
|
.weak RTC0_IRQHandler
|
|
.thumb_set RTC0_IRQHandler, Dummy_Handler
|
|
|
|
.weak RTC1_IRQHandler
|
|
.thumb_set RTC1_IRQHandler, Dummy_Handler
|
|
|
|
.weak WDT_IRQHandler
|
|
.thumb_set WDT_IRQHandler, Dummy_Handler
|
|
|
|
.weak EGU0_IRQHandler
|
|
.thumb_set EGU0_IRQHandler, Dummy_Handler
|
|
|
|
.weak EGU1_IRQHandler
|
|
.thumb_set EGU1_IRQHandler, Dummy_Handler
|
|
|
|
.weak EGU2_IRQHandler
|
|
.thumb_set EGU2_IRQHandler, Dummy_Handler
|
|
|
|
.weak EGU3_IRQHandler
|
|
.thumb_set EGU3_IRQHandler, Dummy_Handler
|
|
|
|
.weak EGU4_IRQHandler
|
|
.thumb_set EGU4_IRQHandler, Dummy_Handler
|
|
|
|
.weak EGU5_IRQHandler
|
|
.thumb_set EGU5_IRQHandler, Dummy_Handler
|
|
|
|
.weak PWM0_IRQHandler
|
|
.thumb_set PWM0_IRQHandler, Dummy_Handler
|
|
|
|
.weak PWM1_IRQHandler
|
|
.thumb_set PWM1_IRQHandler, Dummy_Handler
|
|
|
|
.weak PWM2_IRQHandler
|
|
.thumb_set PWM2_IRQHandler, Dummy_Handler
|
|
|
|
.weak PWM3_IRQHandler
|
|
.thumb_set PWM3_IRQHandler, Dummy_Handler
|
|
|
|
.weak PDM_IRQHandler
|
|
.thumb_set PDM_IRQHandler, Dummy_Handler
|
|
|
|
.weak I2S_IRQHandler
|
|
.thumb_set I2S_IRQHandler, Dummy_Handler
|
|
|
|
.weak IPC_IRQHandler
|
|
.thumb_set IPC_IRQHandler, Dummy_Handler
|
|
|
|
.weak FPU_IRQHandler
|
|
.thumb_set FPU_IRQHandler, Dummy_Handler
|
|
|
|
.weak GPIOTE1_IRQHandler
|
|
.thumb_set GPIOTE1_IRQHandler, Dummy_Handler
|
|
|
|
.weak KMU_IRQHandler
|
|
.thumb_set KMU_IRQHandler, Dummy_Handler
|
|
|
|
.weak CRYPTOCELL_IRQHandler
|
|
.thumb_set CRYPTOCELL_IRQHandler, Dummy_Handler
|
|
|
|
/************************************************************************************
|
|
* Reset Handler Extensions *
|
|
************************************************************************************/
|
|
|
|
.extern Reset_Handler
|
|
.global nRFInitialize
|
|
|
|
.thumb_func
|
|
nRFInitialize:
|
|
bx lr
|
|
|
|
|
|
/************************************************************************************
|
|
* Vector Table *
|
|
************************************************************************************/
|
|
|
|
.section .vectors, "ax"
|
|
.align 0
|
|
.global _vectors
|
|
.extern __stack_end__
|
|
|
|
_vectors:
|
|
.word __stack_end__
|
|
.word Reset_Handler
|
|
.word NMI_Handler
|
|
.word HardFault_Handler
|
|
.word MemoryManagement_Handler
|
|
.word BusFault_Handler
|
|
.word UsageFault_Handler
|
|
.word SecureFault_Handler
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word SVC_Handler
|
|
.word DebugMon_Handler
|
|
.word 0 /*Reserved */
|
|
.word PendSV_Handler
|
|
.word SysTick_Handler
|
|
|
|
/* External Interrupts */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word SPU_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word CLOCK_POWER_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word UARTE0_SPIM0_SPIS0_TWIM0_TWIS0_IRQHandler
|
|
.word UARTE1_SPIM1_SPIS1_TWIM1_TWIS1_IRQHandler
|
|
.word UARTE2_SPIM2_SPIS2_TWIM2_TWIS2_IRQHandler
|
|
.word UARTE3_SPIM3_SPIS3_TWIM3_TWIS3_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word GPIOTE0_IRQHandler
|
|
.word SAADC_IRQHandler
|
|
.word TIMER0_IRQHandler
|
|
.word TIMER1_IRQHandler
|
|
.word TIMER2_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word RTC0_IRQHandler
|
|
.word RTC1_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word WDT_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word EGU0_IRQHandler
|
|
.word EGU1_IRQHandler
|
|
.word EGU2_IRQHandler
|
|
.word EGU3_IRQHandler
|
|
.word EGU4_IRQHandler
|
|
.word EGU5_IRQHandler
|
|
.word PWM0_IRQHandler
|
|
.word PWM1_IRQHandler
|
|
.word PWM2_IRQHandler
|
|
.word PWM3_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word PDM_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word I2S_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word IPC_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word FPU_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word GPIOTE1_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word KMU_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word CRYPTOCELL_IRQHandler
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
.word 0 /*Reserved */
|
|
_vectors_end:
|
|
|
|
#ifdef VECTORS_IN_RAM
|
|
.section .vectors_ram, "ax"
|
|
.align 0
|
|
.global _vectors_ram
|
|
|
|
_vectors_ram:
|
|
.space _vectors_end - _vectors, 0
|
|
#endif
|
|
|